Semiconductor Engineering: AI Chips: NoC Interconnect IP Solves Three Design Challenges
, 2019年01月14日
AI Chips: NoC Interconnect IP Solves Three Design Challenges
January 10th, 2019 – By Kurt Shuler
New network-on-chip (NoC) interconnect IP is now available for artificial intelligence (AI) systems-on-chip (SoC). Arteris IP launched the fourth generation of FlexNoC interconnect IP with a new AI package.
The new NoC technology benefits emerging AI chip architectures in three main ways: automatically generating regular topologies, effectively managing the data flows of large chips with long wires and enabling large on- and off-chip bandwidths.
To learn more, please visit the FlexNoC AI Package page; http://47.121.186.162:7777/flexnoc-ai-package and the Resources page: http://47.121.186.162:7777/resources
To see the entire on the SemiEngineering page, please click here:
https://semiengineering.com/ai-chips-noc-interconnect-ip-solves-three-design-challenges