Contact Us
Generic selectors
Exact matches only
Search in title
Search in content
Post Type Selectors

Resources Search

Resources Search

background-element-24

Sort & Filter

Type
Resources catergories filter
Resources Type Filter
AI / Machine Learning (9) RISC-V Designs (7) Cybersecurity (6) Hardware Security Assurance (5) ISO 26262 (4) Network-on-Chip IP (4) Traceability (4) FMEDA (3) Functional Safety (3) IP-XACT (3) Magillem Connectivity (3) Multi-Die (3) Network-on-Chip (NoC) (3) FlexGen (2) FlexNoC (2) Magillem Registers (2) Power Consumption (2) Radix-S/M/ST (2) Automotive (1) CodaCache (1) Hardware/Software Interface (HSI) (1) Magillem Packaging (1) Ncore (1) Power Management (1) Routing Congestion (1) SystemC (1)
Year filter
Show More
Latest
Oldest
A-Z
Z-A
Filter by Product
Filter by Solution
36 Results
Sort & Filter
FlexNoC® 5 and FlexGen® Reorder Buffer (ROB) Options
Datasheet

FlexNoC® 5 and FlexGen® Reorder Buffer (ROB) Options

  • Unlock high-speed data flow with concurrent memory channel reads and optimized interleaving.
  • Achieve seamless responsiveness by…
XL and 2XL Options for FlexGen® and FlexNoC® 5
Datasheet

XL and 2XL Options for FlexGen® and FlexNoC® 5

  • Advanced mesh editor
  • Efficient multicast and broadcast
  • VC-Link™ virtual channels; Source synchronous communications
  • HBMx support e.g. HBM2/HBM2E/HBM3 (via…
Accelerating Timing Closure for Networks on Chip NoCs With Physical Awareness
Infographic

Accelerating Timing Closure for Networks-on-Chip (NoCs) With Physical Awareness

The number of IP blocks in SoCs and across chiplets continues to grow. See how considering the floorplan information during the NoC architecture, combined with early estimation of pipeline stages can significantly reduce the time to physical closure.
Arteris FlexNoC 5 - Industry’s First Physically Aware Network-on-Chip IP
Webinar

Arteris FlexNoC 5 – Industry’s First Physically Aware Network-on-Chip IP

Accelerate system-on-chip development with FlexNoC 5 from Arteris, the leading network-on-chip interconnect IP that is used by the top semiconductor and system design teams worldwide. Learn about the latest generation FlexNoC 5 interconnect with its integrated physical awareness technology that gives place and route teams an advanced starting point while simultaneously reducing interconnect area and power consumption.
Revolutionizing SoC Performance with Network-on-Chip Technology
Webinar

Revolutionizing SoC Performance with Network-on-Chip Technology

See how you can create NoCs with less wires, more bandwidth, smaller area with incredible efficiency, flexibility and scalability to achieve your SoC goals.
Presentation

Tiled Approach to System Scaling

Today’s large-scale SoCs such as AI accelerators often deploy regular repeating arrays of processor elements. See how tiling accelerates physical design by enabling re-use of hardened physical blocks in addition to logical elements.
Previous
Next Page

No results found

Make sure all words are spelled correctly. Try different, more general, or fewer keywords.

Call to Action
Popup Overlay