EDN: Boosting RISC-V SoC performance for AI and ML applications
Modern SoC designs are more innovative and complex than ever, therefore RISC-V-based designs must address challenges like interoperability, hardware-software integration, and safety certifications to meet stringent performance and reliability standards. Learn more in this article.
Electronic Design: Breaking Barriers in SoC Design with Smart NoC Automation
As SoCs grow in complexity, manual NoC generation is no longer practical. Discover how automated NoC generation streamlines interconnect development to improve efficiency, scalability, and performance in advanced semiconductor designs.
Semiconductor Engineering: Data Movement Is the Energy Bottleneck of Today’s SoCs
In today’s AI-focused semiconductor landscape, raw compute performance alone no longer defines the effectiveness of a system-on-chip (SoC). Learn more about how the right interconnect ensures that design teams are well-equipped to meet workload demands while achieving the performance and power goals that advanced applications require.
Unite.AI: Andy Nightingale, VP of Product Marketing at Arteris – Interview Series
Learn more about Andy Nightingale, VP of Product Marketing at Arteris. Throughout his 35-year career, Andy has held a range of roles, including engineering and product management positions at Arm, where he spent 23 years. In his current role, Andy oversees the Magillem system-on-chip deployment tooling and FlexNoC and Ncore network-on-chip products.
Design & Reuse: Automating Hardware-Software Consistency in Complex SoCs
Magillem Registers automates hardware-software consistency, ensuring consistency, reducing errors, and accelerating development for efficient, innovative, and reliable designs.
EDN: How NoC architecture solves MCU design challenges
Explore how today’s NoC architectures solve MCU design challenges by optimizing timing closure, minimizing wire count, and reducing die area while supporting high-bandwidth, low-latency communication.
Design News: The Hidden Technology Behind Faster, Smarter Silicon Chips
Engineering time can be significantly reduced thanks to the use of smart NoC IP technology like FlexGen smart NoC IP from Arteris. Learn more in the article.
Semiconductor Engineering: Challenges In Managing Chiplet Resources
The chip industry is exploring multiple avenues for simplifying multi-die integration, but difficulties remain for optimizing designs. Learn more in the article.
Semiconductor Engineering: Achieving Lower Power, Better Performance, And Optimized Wire Length In Advanced SoC Designs
As design complexity increases, manual design approaches can struggle to minimize wire length. Learn more about how the solutions like Arteris’ FlexGen can help one optimize that.
Semiconductor Engineering: The Evolving Role Of AI In Verification
The pressure on verification engineers to ensure the functional correctness of devices has increased exponentially as chips have gotten more complex and evolved into SoC, 3D-ICs, multi-die chiplets and beyond. Learn what the take on that of the industry experts is in this article.